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[1.0] INTROOUCTION
This paper outlines the preliminary design being proposed for the microelectronics
materials processing experiment. It includes an overall mission profile, description
of all processing steps, analysis methods and measurement techniques, data acquisition
and storage and a preview of the experimental hardware as currently defined.
The goal of this project is to investigate the viability of material processing of
semiconductor microelectronics materials in a micro-gravity environment. The two key
processes being examined are:
&
I. Rapid Thermal Annealinq of Semiconductor Thin Films and Oamaqed Solar Cells
2. Thin Film Oeposition usin 9 a Filament Evaporator
The Rapid Thermal Annealing (8TA) process will be used to obtain higher quality
crystalline properties From amorphous/poly-Si films. For a more detailed discussion
of this process, refer to the proposal submitted.
8TA methods can also be used to repair radiation-damaged solar cells. On earth this
technique is commonly used to anneal semiconductor Films after ion-implantation. The
damage to the crystal lattice is similar to the defects Found in solar cells which
have been exposed to high-energy particle bombardment,
Also under investigation is the behavior of a thin-film deposition process using a
,,. Filament evaporator. The effects of the micro-gravity environment on the deposition
and'grain quality of various samples is to be studied.
[1.1] MISSION PROFILE
Figure 1.1 illustrates the overall mission profile From the standpoint of the
materials processing experiment. Appropriate figures regarding each phase of the
mission are included in the illustration.
NOTE: The parameters indicated represent the current best estimate regarding power,
duration, energy and time. They indicate the upper bound in most cases•
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[2.0] ANNEALING PROCESS
The lamp annealing procedure is performed in a custom-made Furnace. The heating element
is a quartz Halogen lamp in combination with a mono-ellipsoidal reflector. The Furnace
design is shown in Figure 2.1 . In addition, two thermocouples are used along with the
required electronics to measure the temperature profile during the annealing process.
The robot manipulator is required to position the sample palette (4 samples per palette)
in a 3" by I" open "window" at the bottom plate of the Furnace. The positioning accuracy
required is estimated at +/- Imm. Once the annealing is complete, the lamp power is shut
off, allowing the samples to cool by radiation. AFter cooling down to the GAS car's
ambient temperature (defined as O'C For shuttle in Earth-Viewing Mode], the manipulator
&
disengages the palette From the window Frame. Figure 2.2 outlines the annealing process.
[2.1] Control Method
The power/temperature and duration of the anneal is preset For each group of 4 samples
in a palette. Two Cr-Al Type K thermocouples (one serves as backup) are used to sample
the Furnace temperature once every second during the process. When the temperature
reaches a preset value (Tma x] the lamp power is cutoff. As a safety Feature, the power
is automatically shut off after the set duration for the anneal, in case the temperature
sensors should fail. Therefore the process is regulated in the so-called 'Peak Temperature
Control Mode', with a preset maximum duration.
[2.2] Process Parameters
, The process parameters For each group of 4 samples are stored in the Flight VAX control
program. The First 16 samples will be processed according to these stored parameters while
the second pass of the experiment will process the remaining 16 samples according to the
recommended parameters uplinked From ground control after analyzing the data obtained in
the First pass.
The parameters For this process consist of the setpoint temperature (Tmax] , maximum
duration and the expected cooldown period.
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[] Total Mission Energy Use: 270 Watt-Hours
For 4 semiconductor Film palettes (60 Wh per palette}
and 2 solar cell palettes (15 Wh per palette)
[2.31 Oata Acquisition
The temperature is to be sampled at a rate oF I Hz for the maximum duration of the anneal
(5 mins) and the data is to have an accuracy of +/- I"C. The temperature samples are to be
stored in 2-byte data words,
C] Total Mission Memory Use: 3600 bytes
For a total of 6 palettes (600 bytes per palette)
[] Total Mission Time Use: 30 mins,
For a tote| of 6 pa|ettes (5 mins. per palette)
[3.0] DEPOSITION PROCESS
In this process a Filament evaporator is used to deposit thin Films of silicon on a
variety of substrates. The evaporation takes place inside an evacuated chamber with a
standard 3" x 1" opening to allow the palette to engage the chamber. Figure 3.1 shows
the chamber's geometry. The procedure is outlined in Figure 3.2
_:_ Filament Power
_ Evaporation Time
:i_ Filament Material
_ Filament Length
_:_ Filament Oiameter
_:: Energy Usage
1200 Watts (30 VAC, 30-40 Amps, 60 Hz]
3 mins.
Tungsten (coated with Si)
2,t
1/2"
60 Watt-Hours
This experiment requires no measurements and consequently no data is gathered. However
it must be performed during orbital equillibrium (min. g vector). A total of 2 palettes
(ie. 8 sample substrates) will be processed in this way.
[] Total Mission EnerRy Use: 120 Watt-Hours
For a total of 2 palettes (60 Wh per palette)
[] Total Mission Time Use: 10 mins.
For a total of 5 mins. per run (3 mins evaporation + 2 mins. cooldown)
and a total of 2 palettes to be processed
7 I!I I
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NOTE : Since this process is solely time-controlled, a safety measure must be introduced.
For example, in the case oF the Filament shorting out, the power circuitry could be
designed to shut oFF Filament power when it reads a sudden increase in current.
Similarly, zero current (dead Filament) can also trigger power cutoFF. This would
then signal an ABORT condition to the main controller (Flight VAX}.
[4.0] RESISTIVITY ANALYSIS
The resistivity of semiconductor Films can be used as a measure of the crystalline
quality both before and after the thermal annealing process. Lattice defects, impurities
and discontinuity in the short and long-term order of the sample can be gauged with the
measurement of the bulk surface resistivity. The rapid thermal annealing of the original
Films is expected to yield larger grain sizes in a micro-g environment. Hence an increase
in the measured resistivity is anticipated Following the thermal annealing process.
The most popular method-For-measuring the resistivity of a sample is the Four-point
probe method shown above. Although various geometries are possible the most commonly
used is the in-line Four-point method illustrated. A constant current source is used to
pass a known value of current through the outer two probes while a sensitive voltmeter
measures the voltage appearing across the two inner probes. Different probe spacings
can be used although the equations are simplified For the case of uniform spacing:
Resistivity = 2_(V/I) [ I/S 1 + 1/$3 - 1/($1 + $2) - 1/($2 + $3) ]
which simplifies to the Following equation For the case of equal spacing,
Resistivity = 2_S (V/I)
In reality, there are a variety of correction Factors which must be included to obtain
a true measure of the surface resistivity of the material being examined.
[4.1] Four-Point Probe
I _
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The probe assembly consists of Au-tipped, spring-loaded metallic probes with a lmm spacing.
A lOmA constant current source is used to apply the outer probe current while a sensitive
electrometer is used to measure the voltage (typical range: luV - lmV). The probe housing
is mounted against the inside wall of the canister. Consequently the robot manipulator must
translate the palette to measure all 4 samples. In order to insure a good electrical contact
the manipulator must apply a 1.01b Force maintained while the sample is being measured, All
electronics measuring hardware is mounted on the HH-plate, outside the GAS canister. Extra
Four-point probes will be available in case of damage during operation.
[4.2] Analysis Procedure
1. Position Palette under Four-point probe station (position accuracy oF +/- lmm)
2. Engage Four-point probe (apply 1 lb Force)
3. Power up lOmA current source
4. Sample voltage reading (repeat EO times during 1 min. and average voltage)
5. Compute Resistivity using V/I and stored correction Factors
6. Store Resistivity value in Oata Page (in memory} ........
7. Turn oFF current source
8. Disengage palette/sample From probes
9. Move to next sample
[4.3] Data Acquisition
The Final value oF Resistivity computed will have 6-digit precision
Format: 32-bit IEEE Floating-Point (7-digit mantissa}
[] Total Mission Power Use: minimal (instrument power consumption TBD}
[] Total Mission Memo£y Use: 192 bytes
For 24 samples, before _ after and with 4 bytes per measurement
[] Total Mission Time Use: 96 min.
For 24 samples, before E after and with 2 min. per measurement
[4.4] Specifications
Keithley Electrometer w/ 6PIB standard interface
Power: TBO
Voltage: 115 VAC, 60 Hz
Dimensions: 3" by 5" by 10"
Weight: 1.5 lbs.
Keithley Current Source (rated to lOOmA
Power: TaD
Voltage: 115 VAC, 60 Hz
Oimensions: 4" by 5" by 6"
Weight: 2.0 ibs.
with +/- i%)
iS.O] PHOTOCONOUCTIVITY ANALYSIS
The photoconduotivity of a semiconductor sample is a valuable measure of the crystal
quality. Larger grain sizes obtained by the thermal processing result in reduced carrier
trapping (due to a reduced overall grain boundary surface area). As trapping sites
decrease in density throughout the material, the mean carrier lifetimes increase.
The direct method of measurement involves analyzing the decay in photoconductivity
as pulse of light (typical duration 0.1 usec) is Flashed on the sample. The sub-band gap
light source results in the photo-generation of electron-hole pairs and momentarily
increases the conductance. However typical decay lifetimes range in the nano-seconds
and are difficult to measure. Furthermore a great deal of data would have to be stored
and transmitted if a typical decay cycle was to be sampled.
Therefore, a simpler measurement technique is used to obtain the lifetimes of the
carriers using a static photoconductivity test. In this method a CW light source with
band-gap wavelength is used to illuminate the sample, while a steady current measurement
is taken. For poly/amorphous Si with a band-gap energy of - 1.8 eV, the optimum wavelength
of the light source is 69Ohm. Although pure-spectral sources (lasers) are best, this
experiment uses a 100 Watt Halogen lamp with a spectrum covering the appropriate range.
Two Au-tipped probes with a lmm spacing are used to apply an electric Field to the sample
while a series electrometer measures the steady-state photo-current Ip .
Ip = ne u (V/d) It
where n is the Free electron photogemerated density, e is the electronic charge,
u ,is the drift mobility, V is the applied voltage, d is the probe gap, 1 is the probe
length and t is the sample thickness. The value of Free electron density is given by:
n = t n F(1-R)[1-exp(-at)]/t
where t n is the carrier lifetime, F is the photon emission rate (which can be computed
From the incident power absorbed), R is the surface reFlectivity and a is the absorption
coefficient. Most of the above parameters can be determined with reasonable accuracy For
the samples being tested, Since mobility itself is a Function of photo-generated carrier
concentration, it is possible to use the above equations to compute a lifetime-mobility
product From a measurement of the current. This will be indicative of the measure of new
performance obtained after the thermal annealing process.
[5.1] Amelysls Procedure
Figure 5.i illustrates the probe geometry For the experiment. The IOOW halogen lamp
is housed inside the upper structure of the probe assembly. The light source is filtered
and focused by the glass/lens aperture which also contains the probe wiring and the tips.
The entire assembly will be mounted against the inside wall of the GAS canister, therefore
the robot manipulator is required to translate the palette as required to contact all
4 samples on a palette.
i. Position Palette under probe assembly (accuracy +/- 5mm]
2. Engage sample with probe (apply llb Force}
3. Turn on IOOW halogen lamp (focused on sample}
4. Raise applied voltage (0 to 10 volts}
5. Measure photo-current (repeat 60 times over a 1 min. period and average}
6. Compute lifetime-mobility product using stored parameters and coefficients
7. Store product
8. Turn off voltage _ lamp
9. Oisengage From probe
IO. Move on to nest sample
[5.2] Data 'Acquisition
The experiment stores one computed value For the lifetime-mobility product or
alternatively, a photo-current value.
Format: 32-bit IEEE Floating-Point (7-digit precision)
[] Total Mission Energy Use: i60 Watt-Hours
For 24 samples, before and after process (2 min. per run)
[] Total Mission Memor Z Use: 192 bytes
For 24 samples, before and after process (4 bytes per measurement)
[] Total Mission Time Use: 96 min.
For 24 samples, before and after process (2 min. per run)
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[6.0] SC__AR CELL ANALYSIS
For the 8 solar cell samples to be taken aboard the experiment module, only one analysis
technique will be used. This is the open-circuit voltage measurement which is characteristic
For solar cells. A special two-polnt probe shown in Figure 6.1, is used to simultaneously
contact both the back metal contact of the cells and the grid metal Fingers on the surface.
Both probes are spring loaded, to provide contact with the metal with variable applied
force/pressure. A similar iO0 Watt halogen lamp is used to illuminate the cells while the
probes measure the open-circuit voltage which develops across the pn junction in the cell.
[6. i] Analysis Procedure
i. Position palette under probe assembly (+/- 2mm accuracy)
2. Engage sample with probe (apply llb force)
3. Turn on iOOW Halogen lamp
4. Measure Voltage (repeat 60 times For 1 min. and average)
5. Store Voltage value
6. Turn off lamp power
7. Oisengage palette from probe
8. Move on to nest sample
[6.2] Oata Acquisition
::: One voltage measurement per sample to be stored as a 32-bit IEEE FP data word
[] Total Mission Energy Use: 53 Watt-Hours
for 8 samples, measured before _ after (2 min. per run)
[] Total Mission Memory Use: 64 bytes
For 8 samples, measured before 8 after (4 bytes per measurement)
[] Total Mission time Use: 32 min.
For 8 samples, measured before @ after (2 min. per run)
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[6.3] Specifications
NOTE: The specifications for the open-circuit voltage test are similar to those
mentioned in 5.3
[7.0] SAMPLES
As already mentioned each palette (sample holder) contains 4 samples. The overall
collection of samples For this project are as Follows:
=_ 2 Solar Cell Palettes
=:_ 2 Substrate Palettes
_ 2 Free-Standing Palettes (quartz Frame)
_ 2 Additional Palettes (Silicon Frame)
[] Total = 32 samples (in 8 paletteS)
16 samples processed in Pass #I
16 samples processed in Pass _2 (after command uplink of new process parameters)
[] Sample Sizes:
Films:
cells:
subs :
2cm by 2cm by 100-400 microns
2cm by 2cm by 100 mils
2cm by 2cm by 100 mils
[8_0] SAMPLE HOLDER/PALETTE
The standard palette is designed to allow the robot to grasp the holder and manipulate
it in the GAS can environment, The group of 4 samples on a plate are arranged in the
Frame structure on the palette. The dimensions of this Frame are: 2.9" by 0.9" and is
so designed as to Fit into the standard 3" by 1" window opening in both the annealing
Furnace and the evaporation chamber, Please refer to the Following Figures,
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Sample Frames can be attached to the ceramic or metal layer on the palette in the
Following ways:
- Oells: welded, soldered or pressure-held with clips {on metal layer)
- Subs : epoxied, glued down or pressure-held with clips (on metal layer]
- Films: glued or clipped on ceramic layer
NOTE: There are two types of Frames For Film samples:
I. Free-standing quartz Frame
2. Silicon Frame (w/ SiN)
Figure 8.3
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[9.0] 6AS CANISTE]_OESIGN
Figure 9.1 shows the preliminary GAS can overall design. The two annealing Furnaces
and the 2 evaporation chambers are located in opposite quadrants at the very top level
of the canister. The top plate of these experiment modules are attached to the canister's
mounting plate and provide For heat dissipation via conduction through the un-insulated
top plate.
The mid-level portion of the canister is partially occupied with the analysis modules.
This consists of at least 3 probe station corresponding to the resistivity, photoconductance
and the open-circuit voltage test. In reality this equipment is attached to the main
structure which is bolted to the top mounting plate of the canister,
The bottom level is the sample hold area. At the current time, 32 samples are being
considered which are carried on 8 palettes. There is additional room in this level For
placing a video-camera station For taking B _ W snapshots of the samples or For monitoring
the operation of the robot manipulator.
NOTE: The GAS canister is to be evacuated to a pressure of 10 -5 Torr For all of the
experiments and processes conducted. The canister is pressurized to I arm after
the orbiter has landed and the payload is ready to be removed.
[ 10.0] PROBLEMS
:'.= Can adequate power conditioners be used to provide the necessary current and voltage
• For all the equipment?
::: Is the heat dissipation through the top plate sufficient to allow rapid cooldown
after heating processes?
_:: All lamp heating procedures must be tested For proper operation under the high
temperatures encountered during the experiments, Possibility of bulb Failure?
Figure 9.4
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[] Thin-Film Deposition of a-Si on Various Substrates
In addition to the main annealing re-crystallization 3rocess, the deposition of a-Si
on various substrates has been pcoposed. This method will use filament evaporation to
deposit thin Films of amorphous Si (.5-4 micron) on an assortment of substrates. Since
such experiments in a micro-g environment have been limited, the potential For growing
uniform epitaxial layers of a-Si with relatively little defects should be explored.
Similar techniques have been used on earth to deposit crystalline and polycrystalline
n and p-type Si on glass (conducting], steel and other cheap substrates.
&
Among the many factors related to this process, the choice of a low-cost substrate is
one of the most important. The material used should exhibit :
I. Low cost
2. Low electrical resistance
3. The thermal coefficient of expansion should match that of the Si layer closely
over the entire deposition temperature range.
4. No impurities should diffuse in the overlying Si layer.
5. Substrate should have large grain size inorder for the deposited Si to have the
same. Grain boundaries of substrate will be present in the epitaxial layer.
Candidate substrate material have been extensively studied by [Chu] and some of them
along with the problems encountered in their use are tabulated below:
MATERIAL PROBLEM AREAS
Carbon
Graphite
Sapphire (A1203)
Steel (w/ diffusion barrier)
Upgraded Metallurgical-grade Si
(UMG-Si)
I
Grain size, impurities
Grain size, impurities
Price, insulator
Grain size, impurities, thermal expansion
Impurities
Consequently [Chu] has Found that UMG-Si is indeed the best suited material For use as
substrate in solar cells. This material is obtained starting with 98%pure MG-Si reduced
From quartz by carbon. Subsequently MG-Si is Further purified by acid-leaching to a level
of 99.9% and them crystallized by Czochralski pulling.
The advantage of UMG-Siis its relatively low cost compared to other substrates used
in solar cells. The upgrading of MG-Si ($1/Kg.] is a Fast and low-cost process and results
in a substrate material which is cost-efficient.'Furthermore, the junction formed between
the UMG-Sisubstrate and the deposited amorphousSi will be in essence a homojunction
thus resulting in reduced discontinuities and trapping states. In particular, the
crystalline nature of UMG-Si should contribute to the Formation of larger grain sizes
in the deposited poly or amorphous Film layer (as in property 5 stated earlier].
&
Once the impurity atoms have been removed From UMG-Si (B and A1 being the most
concentrated of the impurities present) this material should be a very attractive choice
For solar cell substrates. A reduction in the crystallographic defect density in the
epitaxial layers had been demonstrated and a solar cell efficiency of 12.9% was obtained
with single-crystal UMG-Si and as high as I0._% on polycrystalline material. Therefore
epitaxial deposition on a UMG-Si substrate can yield a low cost slice since the substrate
is obtained wihtout the expensive and energy-consuming Siemens process. Before acid
leaching the MG-Si only costs $1/Kg. compared to the electronic-grade Si which costs
$50/Kg.. It is estimated that with continued research in this area, the epitaxial
deposition on UMG-Si could yield wafer costs as low as $1.00/W [Overstraeten].
Chu T L et a l , Proceedings of the 12th Photovoltaio Specialists Conference /1976,
New York: IEEE , p. 74
Overstraeten R J Van, Mertens R P, Physics_ Technology and Use of Photovoltaics ,
Adam Hilger Ltd., Bristol g Boston, 1986, pp. 120-125
